Abstract-
I. INTRODUCTION
Pipeline FFT processor is a specified class of processors for DFT computation utilizing fast algorithms. It is characterized with real-time, non-stopping processing as the data sequence passing the processor. It is an AT2 non-optimal approach with AT2 = O ( N 3 ) , since the area lower bound is O ( N ) . However, as it has been speculated [l] that for real-time processing whether a new metric should be introduced since it is necessarily nonoptimal given the time complexity of O ( N ) . Although asymptotically almost all the feasible architectures have reached the area lower bound [2] , the class of pipeline FFT processors has probably the smallest "constant factor" among the approaches that meet the time requirement, due to its least number, O(logN), of Arithmetic Elements (AE). The difference comes from the fact that an AE, especially the multiplier, takes much larger area than a register in digital VLSI implementation.
It is also interesting to note the at least R(1ogN)
AEs are necessary to meet the real-time processing requirement due to the computational complexity of R(N1ogN) for FFT algorithm. Thus it has the na-1063-7133196 $5.00 0 1996 IEEE Proceedings of IPPS '96 ture of "lower bound" €or AE requirement. Any "optimal" architecture for real-time processing will likely have R(1og N ) AEs. Another major area/energy consumption of the FFT processor comes from the memory requirement to buffer the input data and the intermediate result for the computation. For large size transform, this turns out to be dominating [3, 4] . Although there is no formal proof, the area lower bound indicates that the the "lower bound"
for the number of registers is likely to be Q ( N ) . This is obviously true for any architecture implementing FFT based algorithm, since the butterfly at first stage has to take data elements separated N / r distance away from the input sequence, where r is a small constant integer, or the "radix".
Putting above arguments together, a pipeline FFT processor has necessarily R(log, N ) AEs and R(N) complex word registers. The optimal architecture has to be the one that reduces the "constant factor", or the absolute number of AEs (multipliers and adders) and memory size, to the minimum.
In this paper a new approach for real-time pipeline FFT processor, the R a d i~-2~ Single-path Delay Feedback, or R2'SDF architecture will be presented. We will begin with a brief review of previous approaches. A hardware oriented radix-2' algorithm is then developed by integrating a twiddle factor decomposition technique in divide and conquer approach to form a spatially regular signal flow graph (SFG). Mapping the algorithm to the cascading delay feedback structure leads to the the proposed architecture. Finally we conclude with a comparison of hardware requirement of R2'SDF and several other popular pipeline architectures.
11. PIPELINE FFT PROCESSOR ARCHITECTURES Before going into details of the new approach, it is beneficial to have a brief review of the various architectures for pipeline F F T processors. To avoid being influenced by the sequence order, we assume that the real-time processing task only requires the input sequence to be in normal order, and the output is allowed to be in digitreversed (radix-2 or radix-4) order, which is permissi-ble in such applications such as IDFT based communication system [5] . We also stick to the Decimation-InFrequency (DIF) type of decomposition throughout the discussion.
The architecture design for pipeline FFT processor had been the subject of intensive research as early as in 70's when real-time processing was demanded in such application as radar signal processing [SI, well before the VLSI technology had advanced to the level of system integration. Several architectures have been proposed over the last 2 decades since then, along with the increasing interest and the leap forward of the technology. Here different approaches will be put into functional blocks with unified terminology, where the additive butterfly has been separated from multiplier to show the hardware requirernent distinctively, as in Fig. 1 . The control and twiddle factor reading mechanism have been also omitted for clarity. All data and arithmetic operations are complex, and a constraiint that N is a power of 4 applies. 
R2MDC:
Radix-2 Multi-path Delay Commutator [6] was probably the most straightforward approach for pipeline implementation of radix-2 FFT algorithm. The input sequence has been broken into two parallel data stream flowing forwatrd, with correct "distance" between data elements entering the butterfly scheduled by proper delays. Both butterflies and multipliers are in 50% utilization. log, N -2 multipliers, log, N radix-2 butterflies and 3 / 2 N -2 registers (delay elements) are required. A swift skimming through of the architectures listed above reveals the distinctive merits of the different approaches: First, the delay-feedback approaches are always more efficient than corresponding delaycommutator approaches in terms of memory utilization since the stored butterfly output can be directly used by the multipliers. Second, radix-4 algorithm based 'The Coordinate Rotational Digital Computer single-path architectures have higher multiplier utilization, however, radix-2 algorithm based ar zhitectures have simpler butterflies which are better utilized. The new approach developed in following sections is highly motivated by these observations.
R2SDF:

RADIX-2' D I F FFT ALGORITHM
By the observations made in last section the most desirable hardware oriented algorithm will be that it has the same number of non-trivial multiplications at the same positions in the SFG as of radix-4 algorithms, but has the same butterfly structure as that of radix-2 algorithms. Strictly speaking, algorithms with this feature i s not completely new. An SFG with a complex "bias" factor had been obtained implicitly as the result of constant-rotation/compensation procedure using restricted CORDIC operations [ll] . Another algorithm combining radix-4 and radix-'4 + 2' in DIT form has been used to decrease the scaling error in R2MDC architecture, without altering the multiplier requirement [12] . The clear derivation of the algorithm in DIF form with perception of reducing the hardware requirement in the context pipeline F F T processor is, however, yet to be developed. To avoid confusing with the well known radix-2/4 split radix algorithm and the mixed radix-'4 + 2' algorithm, the notion of 1-adix-2~ algorithm is used to clearly reflect the structural relation with radix-2 algorithm and the identical computational requirement with radix-4 algorithm.
The DFT of size N is defined by Radix-2' algorithm has the feature that it has the same multiplicative ccimplexity as radix-4 algorithms, but still retains the radix-2 butterfly structures. The multiplicative operations are in a such an arrangement that only every other stage has non-trivial multiplications. This is a great structural advantage over other algorithms when pipeline/cascade FFT architecture is under consideration.
I v . R2'SDF ARCHITIECTURE
Mapping radix-2' DIF FFT algorithm derived in last section to the R2SDF architecture discussed in section 11, a new architecture of Radix-2' Single-path Delay Feedback (R2'SDF) approach is obtained. Fig. 4 outlines an implementation of the R2'SDF architecture for N = 256, note the similarity of the datapath to R2SDF and the reduced number of multipliers. The implementation uses two types of butterflies, one identical to that in RSSDF, the other contains also the logic to implement the trivial twiddle factor multiplication, as shown in Fig. 5 -(i)(ii) respectively. Due to the spatial regularity of Radix-2' algorithm, the synchronization control of' the processor is very simple. A BF I1
(log, N)-bit binary counter serves two purposes: synchronization controller and address counter for twiddle factor reading in each stages.
With the help of the butterfly structures shown in Fig. 5 , the scheduled operation of the R2'SDF processor in Fig. 4 is as follows. On first N/2 cycles, the 2-to-1 multiplexors in the first butterfly module switch to position "O", and the butterfly is idle. The input data from left is directed to the shift registers until they are filled. On next N/2 cycles, the multiplexors turn to position "1" the butterfly computes a 2-point DFT with incoming data and the data stored in the shift registers.
The butterfly output Zl(n) is sent to apply the twiddle factor, andl Z l ( n + N/2) is sent back to the shift registers to be "multiplied" in still next N/2 cycles when the first half of the next frame of time sequence is loaded in. The operation of the second butterfly is similar to that of the first one, except the "distance" of butterfly input sequence are just N/4 and the trivial twiddle factor imultiplication has been implemented by realimaginary swapping with a commutator and controlled add/subtract operations, as in Fig. 5-(ii) , which requires two bit control signal from the synchronizing counter. The data then goes through a full complex multiplier, working at 75% utility, accomplishes the result of first level of radix-4 DFT word by word. Further processing repeats this pattern with the distance of the input data decreases lby half at each consecutive butterfly stages.
After N -1 clock cycles, The complete DFT transform result streams out to the right, in bit-reversed order.
The next frame of transform can be computed without pausing due to the pipelined processing of each stages.
In practical implementation, pipeline register should be inserted between each multiplier and butterfly stage to improve the performance. Shimming registers are also needeid for control signals to comply with thus revised timing. The latency of the output is then increased to N -l+3(log4 N -1) without affecting the throughput rate.
V. CONCLUSION
In this paper, a hardware-oriented radix-2' algorithm is derived which has the radix-4 multiplicative complexity but retains radix-2 butterfly structure in the SFG. Based on this algorithm, a new, efficient pipeline Table 1 , where not only the number of complex multipliers, adders and memory size but also the control complexity are listed for comparison. For easy reading, base-4 logarithm is used whenever applicable. It shows R2'SDF has reached the minimum requirement for both multiplier and the storage, and only second to R4SDC for adder. This makes it an ideal architecture for VLSI implementation of pipeline FFT processors. 
